Skip to content
View GiorgioCecchi7's full-sized avatar
1 follower · 0 following
  • Empoli, FI

Block or report GiorgioCecchi7

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AES-SBox-Hash-Core AES-SBox-Hash-Core Public

    SystemVerilog (RTL) AES-based Hash core with FSMD architecture. Features a C golden model for verification and optimization for Intel Cyclone V FPGAs.

    SystemVerilog

  2. iot-intrusion-detection-power-analysis iot-intrusion-detection-power-analysis Public

    Bachelor's Thesis | IoT Intrusion Detection via Power Analysis

  3. Cybersecurity-GRC-Strategy-and-Law Cybersecurity-GRC-Strategy-and-Law Public

    Projects and case studies on Cybersecurity Governance, Risk, Compliance (GRC), and IT Law. Includes strategic awareness plans and regulatory analysis (NIS2, GDPR).