Hardware Engineer
- Edinburgh, United Kingdom.
- https://www.linkedin.com/in/tej-sanghavi/
Pinned Loading
-
-
2D-Systolic-Array-Multiplier
2D-Systolic-Array-Multiplier Public2D Systolic Array Multiplier
-
Basic-JTAG-Implementation
Basic-JTAG-Implementation PublicThe intent of this repository is to get a better understanding of JTAG
SystemVerilog 2
-
-
Advance-FPGA-Design
Advance-FPGA-Design PublicExamples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.
-
formalVerificationExercises
formalVerificationExercises PublicA compilation of my formal verification exercises
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

