I'm a Computer Engineering MS student at George Mason University (GPA: 3.89/4.0), specializing in FPGA-based hardware design, RTL design, and hardware-software co-design. My research focuses on implementing post-quantum cryptography in hardware, targeting Xilinx Artix-7 and Zynq SoC platforms.
Previously a Digital Design Engineer at Infosys, designing RTL modules and FPGA-based hardware accelerators. I hold a B.Tech in Electronics Engineering from IIIT Design & Manufacturing Kancheepuram.
π¬ Research : Post-Quantum Cryptography (MAYO) on FPGA
π¨βπ« Teaching : Computer Architecture Β· Computer Organization Β· Digital System Design
π― Seeking : Hardware / FPGA / Embedded / RTL Engineering roles (2025/2026)
π Location : Fairfax, VA, USA
| π | MS Computer Engineering @ George Mason University Β GPA: 3.89/4.0 |
| π¬ | Research: FPGA implementation of Post-Quantum Cryptography β MAYO Signature Scheme on Xilinx Artix-7 & Zynq Z7-10 |
| π¨βπ« | GTA: Computer Architecture Β· Computer Organization Β· Digital System Design (~150 students) |
| π« | Open to: Hardware / FPGA / Embedded / RTL Engineering roles 2025/2026 |
| π Project | π§° Stack |
|---|---|
| π Reconfigurable HW Accelerator for MAYO (Post-Quantum) FPGA implementation targeting Kintex-7 & Artix-7 |
|
| HW-SW Co-Design of MAYO Verification on Zynq Z7-10 AES-CTR/SHAKE-256 on PS + DMA AXI-Stream PL accelerators |
|
| Tree-Based CMOS Decoder Decomposition for SRAM 14.5% delay improvement for 64x64 SRAM on 180nm tech |
|
| Memory-Level Design & UVM Verification of Multi-Port SRAM Assertions, functional coverage & code coverage reports |
|
| Transformer Anomaly Detection Real-time voltage & temperature monitoring with ML |
|
| GenAI-Powered Global Climate Intelligence Dashboard RAG pipeline with vector memory & LLM-driven insights |
|
| ng-dyno-form β Angular Dynamic Forms Library Dynamic reactive forms with validation & conditional fields |
|
| Neuromorphic Motion Detection Low-power real-time detection using Spiking Neural Networks |
|
| 8-bit Harvard Architecture Processor 32 registers, 8-bit ALU, 256-location data memory |
π° Correctness of Synthesis for Tree based Decomposed Algorithm in Semiconductor Memory Designs with Larger Decoders IEEE 2021


