This is a small version of MIPS processor, implemented in Structural Verilog. It supports 15 fundamental instructions.