Skip to content
View birdybro's full-sized avatar
🦜
Focusing
🦜
Focusing

Sponsoring

@jotego

Highlights

  • Pro

Organizations

@MiSTer-devel

Block or report birdybro

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
birdybro/README.md

Hi there 👋 I'm birdybro!

I do IT System Administration and Software Development at a plastics manufacturing company for my day job and try to learn everything I can about software programming, hardware description languages, and much more in my spare time.

🔭 I’m currently working on demonstrating my skills so I can position myself more competitively in my career.
🌱 I’m currently learning Verilog/SystemVerilog hardware description languages.
💬 Ask me about the MiSTer FPGA project!
📫 How to reach me: kcoleman@misterfpga.co
😄 Pronouns: He/Him
⚡ Fun fact: I have two wonderful parrots, hence the username...

Some stuff I've done and random things about me:

Pinned Loading

  1. MiSTer-devel/MkDocs_MiSTer MiSTer-devel/MkDocs_MiSTer Public

    MiSTer FPGA Documentation site built using Material for MkDocs.

    HTML 92 46

  2. SDRAMsim_MiSTer SDRAMsim_MiSTer Public

    SystemVerilog Simulation model for the XSDS RAM module addon board for the MiSTer FPGA project

    SystemVerilog 1

  3. arm7tdmi-sv arm7tdmi-sv Public

    ARM7TDMI-S reimplementation in SystemVerilog

    SystemVerilog 1

  4. i400x-sv i400x-sv Public

    Reimplementation of Intel i400x series microprocessors in systemverilog

    SystemVerilog 1

  5. sn74xx_sv sn74xx_sv Public

    library of 7400-series integrated circuits reimplemented in synthesizable SystemVerilog

    SystemVerilog

  6. TMS34010_sv TMS34010_sv Public

    TMS34010 reimplementation in SystemVerilog

    SystemVerilog