Skip to content
View MrAbhi19's full-sized avatar

Block or report MrAbhi19

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. OpenSiliconHub OpenSiliconHub Public template

    Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each design is validated against official specifications and sup…

    Verilog 51 6

  2. open_ice40_fpga open_ice40_fpga Public

    An open-source journey into FPGA design and hardware. This project explains how an FPGA works from the inside out (LUTs, CLBs, routing, registers, CPUs) and documents the creation of a custom FPGA …

    4