Skip to content

JFONLI/logic-design

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Logic Design

Introduction

Learning how to write Verilog

  • Lab01 Kevin Number Detector
  • Lab02 ALU
  • Lab03 Path Sum
  • Lab04 Queue

About

Learning basis of Verilog

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors