A RTL processor microarchitecture that implements out-of-order execution, in-order semantics, and precise exceptions.
