-
Notifications
You must be signed in to change notification settings - Fork 1
Expand file tree
/
Copy pathnios_system.cmp
More file actions
54 lines (53 loc) · 4.53 KB
/
Copy pathnios_system.cmp
File metadata and controls
54 lines (53 loc) · 4.53 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
component nios_system is
port (
clk_clk : in std_logic := 'X'; -- clk
reset_reset_n : in std_logic := 'X'; -- reset_n
sdram_wire_addr : out std_logic_vector(11 downto 0); -- addr
sdram_wire_ba : out std_logic_vector(1 downto 0); -- ba
sdram_wire_cas_n : out std_logic; -- cas_n
sdram_wire_cke : out std_logic; -- cke
sdram_wire_cs_n : out std_logic; -- cs_n
sdram_wire_dq : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
sdram_wire_dqm : out std_logic_vector(1 downto 0); -- dqm
sdram_wire_ras_n : out std_logic; -- ras_n
sdram_wire_we_n : out std_logic; -- we_n
io_acknowledge : in std_logic := 'X'; -- acknowledge
io_irq : in std_logic := 'X'; -- irq
io_address : out std_logic_vector(15 downto 0); -- address
io_bus_enable : out std_logic; -- bus_enable
io_byte_enable : out std_logic_vector(1 downto 0); -- byte_enable
io_rw : out std_logic; -- rw
io_write_data : out std_logic_vector(15 downto 0); -- write_data
io_read_data : in std_logic_vector(15 downto 0) := (others => 'X'); -- read_data
rs232_RXD : in std_logic := 'X'; -- RXD
rs232_TXD : out std_logic; -- TXD
switches_export : in std_logic_vector(17 downto 0) := (others => 'X'); -- export
red_leds_export : out std_logic_vector(17 downto 0); -- export
green_leds_export : out std_logic_vector(7 downto 0); -- export
lcd_display_DATA : inout std_logic_vector(7 downto 0) := (others => 'X'); -- DATA
lcd_display_ON : out std_logic; -- ON
lcd_display_BLON : out std_logic; -- BLON
lcd_display_EN : out std_logic; -- EN
lcd_display_RS : out std_logic; -- RS
lcd_display_RW : out std_logic; -- RW
sdram_clk_clk : out std_logic; -- clk
push_buttons123_export : in std_logic_vector(2 downto 0) := (others => 'X'); -- export
hex0_1_export : out std_logic_vector(7 downto 0); -- export
hex2_3_export : out std_logic_vector(7 downto 0); -- export
hex4_5_export : out std_logic_vector(7 downto 0); -- export
hex6_7_export : out std_logic_vector(7 downto 0); -- export
sdcard_b_SD_cmd : inout std_logic := 'X'; -- b_SD_cmd
sdcard_b_SD_dat : inout std_logic := 'X'; -- b_SD_dat
sdcard_b_SD_dat3 : inout std_logic := 'X'; -- b_SD_dat3
sdcard_o_SD_clock : out std_logic; -- o_SD_clock
wolfson_chip_clk : out std_logic; -- clk
clk_27_clk : in std_logic := 'X'; -- clk
audio_and_video_SDAT : inout std_logic := 'X'; -- SDAT
audio_and_video_SCLK : out std_logic; -- SCLK
audio_ADCDAT : in std_logic := 'X'; -- ADCDAT
audio_ADCLRCK : in std_logic := 'X'; -- ADCLRCK
audio_BCLK : in std_logic := 'X'; -- BCLK
audio_DACDAT : out std_logic; -- DACDAT
audio_DACLRCK : in std_logic := 'X' -- DACLRCK
);
end component nios_system;