-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathCPU32.qsf
More file actions
206 lines (202 loc) · 10.4 KB
/
CPU32.qsf
File metadata and controls
206 lines (202 loc) · 10.4 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors. Please refer to the
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 15:57:06 March 12, 2026
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
# CPU32_assignment_defaults.qdf
# If this file doesn't exist, see file:
# assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY CPU32_MC
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:57:06 MARCH 12, 2026"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name MISC_FILE "D:/QuartusPrj/tst_cpu/CPU32.dpf"
set_location_assignment PIN_A16 -to D21
set_location_assignment PIN_B16 -to D22
set_location_assignment PIN_E15 -to D23
set_location_assignment PIN_A17 -to D24
set_location_assignment PIN_B17 -to D25
set_location_assignment PIN_F14 -to D26
set_location_assignment PIN_B18 -to D30
set_location_assignment PIN_F15 -to D31
set_location_assignment PIN_A19 -to D32
set_location_assignment PIN_B19 -to D33
set_location_assignment PIN_C19 -to D34
set_location_assignment PIN_D19 -to D35
set_location_assignment PIN_G15 -to D36
set_location_assignment PIN_G16 -to P3
set_location_assignment PIN_A18 -to P2
set_location_assignment PIN_B15 -to P1
set_location_assignment PIN_D13 -to P0
set_location_assignment PIN_B1 -to led[9]
set_location_assignment PIN_B2 -to led[8]
set_location_assignment PIN_C2 -to led[7]
set_location_assignment PIN_C1 -to led[6]
set_location_assignment PIN_E1 -to led[5]
set_location_assignment PIN_F2 -to led[4]
set_location_assignment PIN_H1 -to led[3]
set_location_assignment PIN_J3 -to led[2]
set_location_assignment PIN_J2 -to led[1]
set_location_assignment PIN_J1 -to led[0]
set_location_assignment PIN_E11 -to D00
set_location_assignment PIN_F11 -to D01
set_location_assignment PIN_H12 -to D02
set_location_assignment PIN_H13 -to D03
set_location_assignment PIN_G12 -to D04
set_location_assignment PIN_F12 -to D05
set_location_assignment PIN_F13 -to D06
set_location_assignment PIN_A13 -to D10
set_location_assignment PIN_B13 -to D11
set_location_assignment PIN_C13 -to D12
set_location_assignment PIN_A14 -to D13
set_location_assignment PIN_B14 -to D14
set_location_assignment PIN_E14 -to D15
set_location_assignment PIN_A15 -to D16
set_location_assignment PIN_D15 -to D20
set_location_assignment PIN_F1 -to clk
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name MISC_FILE "C:/dy/github_project/CPU_FINAL/CPU/CPU32.dpf"
set_global_assignment -name AHDL_FILE lpm_mult_ALU.tdf
set_global_assignment -name VECTOR_WAVEFORM_FILE CPU32_MC.vwf
set_global_assignment -name AHDL_FILE divide_ALU.tdf
set_global_assignment -name AHDL_FILE lpm_mux_ALU_3_8.tdf
set_global_assignment -name BDF_FILE FPGA_MC.bdf
set_global_assignment -name BDF_FILE FPGA_SC.bdf
set_global_assignment -name AHDL_FILE lpm_decode_LED_4_16.tdf
set_global_assignment -name BSF_FILE CPU32_MC.bsf
set_global_assignment -name AHDL_FILE lpm_mux_MEM_2_1bit.tdf
set_global_assignment -name AHDL_FILE lpm_decode_CTU_MC_2_4.tdf
set_global_assignment -name AHDL_FILE lpm_mux_TU_2_2bit.tdf
set_global_assignment -name BSF_FILE lpm_decode_CTU_MC_2_4.bsf
set_global_assignment -name BSF_FILE lpm_mux_TU_2_2bit.bsf
set_global_assignment -name BSF_FILE lpm_add_sub_TU_add1_2bit.bsf
set_global_assignment -name AHDL_FILE lpm_add_sub_TU_add1_2bit.tdf
set_global_assignment -name BDF_FILE DataBus_MC.bdf
set_global_assignment -name BSF_FILE SSD.bsf
set_global_assignment -name BDF_FILE SSD.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE FPGA.vwf
set_global_assignment -name BSF_FILE CPU32.bsf
set_global_assignment -name BDF_FILE CPU32.bdf
set_global_assignment -name AHDL_FILE lpm_mux_DataBus_4_32.tdf
set_global_assignment -name AHDL_FILE lpm_mux_IFU_2_1.tdf
set_global_assignment -name AHDL_FILE lpm_rom_IFU_32.tdf
set_global_assignment -name AHDL_FILE lpm_add_sub_CTU_sub1.tdf
set_global_assignment -name AHDL_FILE lpm_mux_CPU_2_13.tdf
set_global_assignment -name BSF_FILE MEM.bsf
set_global_assignment -name AHDL_FILE lpm_decode_reg_file_5_32.tdf
set_global_assignment -name AHDL_FILE lpm_mux_reg_file_32_1.tdf
set_global_assignment -name VERILOG_FILE lpm_mux0.v
set_global_assignment -name VERILOG_FILE lpm_mux3.v
set_global_assignment -name VERILOG_FILE lpm_compare0.v
set_global_assignment -name VERILOG_FILE lpm_add_sub0.v
set_global_assignment -name AHDL_FILE lpm_mux_CTU_2_1.tdf
set_global_assignment -name AHDL_FILE lpm_add_sub1.tdf
set_global_assignment -name AHDL_FILE lpm_ram_dq_DataBus.tdf
set_global_assignment -name BSF_FILE DataBus.bsf
set_global_assignment -name BSF_FILE CTU.bsf
set_global_assignment -name BSF_FILE ALU.bsf
set_global_assignment -name VECTOR_WAVEFORM_FILE ALU_32bit.vwf
set_global_assignment -name BDF_FILE DataBus.bdf
set_global_assignment -name BDF_FILE signExtender_16_32.bdf
set_global_assignment -name BDF_FILE zeroExtender_16_32.bdf
set_global_assignment -name AHDL_FILE lpm_or_CTU_5.tdf
set_global_assignment -name AHDL_FILE lpm_or_CTU_4.tdf
set_global_assignment -name AHDL_FILE lpm_mux_CTU_2_32.tdf
set_global_assignment -name AHDL_FILE lpm_and_IDU_11.tdf
set_global_assignment -name AHDL_FILE lpm_and_IDU_6.tdf
set_global_assignment -name AHDL_FILE lpm_add_sub_IFU_add1.tdf
set_global_assignment -name AHDL_FILE lpm_add_sub_CTU_2_32.tdf
set_global_assignment -name BDF_FILE ALU.bdf
set_global_assignment -name BSF_FILE zeroExtender_26_32.bsf
set_global_assignment -name VECTOR_WAVEFORM_FILE lsl_32bit.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE or_32bit.vwf
set_global_assignment -name BDF_FILE or_32bit.bdf
set_global_assignment -name BDF_FILE lsl_32bit.bdf
set_global_assignment -name BDF_FILE lpm_mux_alu_32bit.bdf
set_global_assignment -name BSF_FILE lpm_decode_reg_file_5_32.bsf
set_global_assignment -name BSF_FILE lpm_mux_reg_file_32_1.bsf
set_global_assignment -name BSF_FILE reg_32bit.bsf
set_global_assignment -name VECTOR_WAVEFORM_FILE reg_file.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE reg_32bit.vwf
set_global_assignment -name BDF_FILE reg_32bit.bdf
set_global_assignment -name BDF_FILE reg_file.bdf
set_global_assignment -name QIP_FILE lpm_decode_reg_file_5_32.qip
set_global_assignment -name QIP_FILE lpm_mux_reg_file_32_1.qip
set_global_assignment -name BDF_FILE IFU.bdf
set_global_assignment -name QIP_FILE lpm_mux_IFU_2_1.qip
set_global_assignment -name QIP_FILE lpm_add_sub_IFU_add1.qip
set_global_assignment -name QIP_FILE lpm_rom_IFU_32.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE IFU.vwf
set_global_assignment -name MIF_FILE instr.mif
set_global_assignment -name BDF_FILE IDU.bdf
set_global_assignment -name QIP_FILE lpm_and_IDU_11.qip
set_global_assignment -name QIP_FILE lpm_and_IDU_6.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE IDU.vwf
set_global_assignment -name BDF_FILE CTU.bdf
set_global_assignment -name QIP_FILE lpm_or_CTU_5.qip
set_global_assignment -name QIP_FILE lpm_mux_CTU_2_1.qip
set_global_assignment -name QIP_FILE lpm_or_CTU_4.qip
set_global_assignment -name BDF_FILE zeroExtender_26_32.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE zeroExtender_26_32.vwf
set_global_assignment -name QIP_FILE lpm_ram_dq_DataBus.qip
set_global_assignment -name QIP_FILE lpm_mux_IFU_2.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE CPU32.vwf
set_global_assignment -name QIP_FILE lpm_add_sub_CTU_sub1.qip
set_global_assignment -name BDF_FILE MEM.bdf
set_global_assignment -name QIP_FILE lpm_mux_DataBus_4_32.qip
set_global_assignment -name QIP_FILE lpm_mux_CPU_2_13.qip
set_global_assignment -name BDF_FILE zeroExtender_21_32.bdf
set_global_assignment -name QIP_FILE lpm_decode_LED_4_16.qip
set_global_assignment -name BDF_FILE PCU.bdf
set_global_assignment -name BDF_FILE CTU_MC.bdf
set_global_assignment -name QIP_FILE lpm_decode_CTU_MC_2_4.qip
set_global_assignment -name QIP_FILE lpm_add_sub_TU_add1_2bit.qip
set_global_assignment -name BDF_FILE TU.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE TU.vwf
set_global_assignment -name BDF_FILE CPU32_MC.bdf
set_global_assignment -name QIP_FILE lpm_mux_TU_2_2bit.qip
set_global_assignment -name QIP_FILE lpm_mux_MEM_2_1bit.qip
set_global_assignment -name QIP_FILE lpm_mux4.qip
set_global_assignment -name QIP_FILE divide_ALU.qip
set_global_assignment -name QIP_FILE lpm_mult_ALU.qip
set_global_assignment -name QIP_FILE lpm_mux_ALU_3_8.qip
set_global_assignment -name SIMULATOR_GENERATE_POWERPLAY_VCD_FILE ON
set_global_assignment -name SIMULATOR_POWERPLAY_VCD_FILE_OUTPUT_DESTINATION CPU32.vcd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE CPU32_MC.vwf