-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathECE2300.flow.rpt
More file actions
140 lines (119 loc) · 9.47 KB
/
Copy pathECE2300.flow.rpt
File metadata and controls
140 lines (119 loc) · 9.47 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Flow report for ECE2300
Wed Nov 07 22:49:59 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
8. Flow Messages
9. Flow Suppressed Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other
applicable license agreement, including, without limitation,
that your use is for the sole purpose of programming logic
devices manufactured by Altera and sold by Altera or its
authorized distributors. Please refer to the applicable
agreement for further details.
+------------------------------------------------------------------------------+
; Flow Summary ;
+---------------------------------+--------------------------------------------+
; Flow Status ; Successful - Wed Nov 07 22:49:59 2018 ;
; Quartus II 64-Bit Version ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name ; ECE2300 ;
; Top-level Entity Name ; lab4_top ;
; Family ; Cyclone V ;
; Device ; 5CEBA4F23C7 ;
; Timing Models ; Final ;
; Logic utilization (in ALMs) ; 1,333 / 18,480 ( 7 % ) ;
; Total registers ; 2157 ;
; Total pins ; 68 / 224 ( 30 % ) ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 0 / 3,153,920 ( 0 % ) ;
; Total DSP Blocks ; 0 / 66 ( 0 % ) ;
; Total HSSI RX PCSs ; 0 ;
; Total HSSI PMA RX Deserializers ; 0 ;
; Total HSSI TX PCSs ; 0 ;
; Total HSSI PMA TX Serializers ; 0 ;
; Total PLLs ; 0 / 4 ( 0 % ) ;
; Total DLLs ; 0 / 4 ( 0 % ) ;
+---------------------------------+--------------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 11/07/2018 22:47:45 ;
; Main task ; Compilation ;
; Revision Name ; ECE2300 ;
+-------------------+---------------------+
+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID ; 172309004027338.154164886521612 ; -- ; -- ; -- ;
; EDA_DESIGN_INSTANCE_NAME ; NA ; -- ; -- ; lab4_test ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; lab4_test ; -- ; -- ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT ; Verilog Hdl ; -- ; -- ; eda_simulation ;
; EDA_SIMULATION_TOOL ; ModelSim-Altera (Verilog) ; <None> ; -- ; -- ;
; EDA_TEST_BENCH_ENABLE_STATUS ; TEST_BENCH_MODE ; -- ; -- ; eda_simulation ;
; EDA_TEST_BENCH_FILE ; lab4_test.v ; -- ; -- ; lab4_test ;
; EDA_TEST_BENCH_MODULE_NAME ; lab4_test ; -- ; -- ; lab4_test ;
; EDA_TEST_BENCH_NAME ; lab4_test ; -- ; -- ; eda_simulation ;
; EDA_TIME_SCALE ; 1 ps ; -- ; -- ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
; PARTITION_COLOR ; 16764057 ; -- ; lab4_top ; Top ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING ; -- ; lab4_top ; Top ;
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; lab4_top ; Top ;
; POWER_BOARD_THERMAL_MODEL ; None (CONSERVATIVE) ; -- ; -- ; -- ;
; POWER_PRESET_COOLING_SOLUTION ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; -- ; -- ; -- ;
; TOP_LEVEL_ENTITY ; lab4_top ; ECE2300 ; -- ; -- ;
+--------------------------------------+---------------------------------------+---------------+-------------+----------------+
+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:24 ; 1.0 ; 4899 MB ; 00:00:34 ;
; Fitter ; 00:01:07 ; 1.0 ; 5923 MB ; 00:01:27 ;
; Assembler ; 00:00:07 ; 1.0 ; 4895 MB ; 00:00:06 ;
; TimeQuest Timing Analyzer ; 00:00:22 ; 1.0 ; 5152 MB ; 00:00:18 ;
; EDA Netlist Writer ; 00:00:02 ; 1.0 ; 4845 MB ; 00:00:03 ;
; Total ; 00:02:02 ; -- ; -- ; 00:02:28 ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
+----------------------------------------------------------------------------------------+
; Flow OS Summary ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; IvyRig ; Windows 7 ; 6.2 ; x86_64 ;
; Fitter ; IvyRig ; Windows 7 ; 6.2 ; x86_64 ;
; Assembler ; IvyRig ; Windows 7 ; 6.2 ; x86_64 ;
; TimeQuest Timing Analyzer ; IvyRig ; Windows 7 ; 6.2 ; x86_64 ;
; EDA Netlist Writer ; IvyRig ; Windows 7 ; 6.2 ; x86_64 ;
+---------------------------+------------------+-----------+------------+----------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab4 -c ECE2300
quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c ECE2300
quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c ECE2300
quartus_sta lab4 -c ECE2300
quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c ECE2300