Generate verilog output
Generate verilog output